

PAGE 1 : MENU
 PAGE 2 : MMC (ATMEGA128)
 PAGE 3 : MMC (OTHERS)
 PAGE 4 : VOLTAGE SEQUENCER
 PAGE 5 : DC/DC FOR ARRIA10-GROUP1-VCC
 PAGE 6 : DC/DC FOR ARRIA10-GROUP1->VCCR_GXB, VCCT_GXB
 PAGE 7 : DC/DC FOR ARRIA10-GROUP2
 PAGE 8 : DC/DC FOR ARRIA10-GROUP1->VCCRAM
 DC/DC FOR ARRIA10-GROUP3->VCC_PGM, VCCIO AND 3.3V & 2.5V FOR OTHERS COMPONENTS
 PAGE 9 : MEMORIES : DDR3
 PAGE 10 : STANDARD CLOCKS
 PAGE 11 : TTC CLOCKS
 PAGE 12 : MICRO PODS [ARRIA10 LEFT SIDE]
 PAGE 13 : MICRO PODS [ARRIA10 RIGHT SIDE]
 PAGE 14 : MICRO PODS TO ARRIA10 CONNECTIONS
 PAGE 15 : ARRIA10 POWER AND NON CONNECTED PINS
 PAGE 16 : ARRIA10 GROUND
 PAGE 17 : ARRIA10 DECOUPLING CAPACITORS
 PAGE 18 : ARRIA10 CLOCKS AND CONFIGURATION
 PAGE 19 : ARRIA10 LEFT TRANSCEIVERS
 PAGE 20 : ARRIA10 RIGHT TRANSCEIVERS
 PAGE 21 : ARRIA10 BANKS BOTTOM: 2A, 2F-TOP: 2K, 2L
 PAGE 22 : ARRIA10 BANKS BOTTOM: 3A, 3B-TOP: 3G, 3H
 PAGE 23 : AMC CONNECTOR
 PAGE 24 : JTAG CHAINS
 PAGE 25 : LEVEL TRANSLATION
 PAGE 26 : FPGA CONNECTIONS
 PAGE 27 : OTHERS




ymca_card_v0

MODIFIE: Fri Jan 30 09:52:36 2015

ETUDE: N.Dumont Dayot PAGE: 1 / 27








DESSIN: N.Dumont Dayot SHEET: 1 / 27

MENU



ymca_card_v0


MODIFIE: Mon Mar 23 09:50:36 2015	
ETUDE: N.Dumont Dayot	PAGE: 2 / 27
DESSIN: N.Dumont Dayot	SHEET: 2 / 27
MMC:ATMEGA128	




ymca_card_v0

MODIFIE: Mon Mar 23 09:50:36 2015	
ETUDE: N.Dumont Dayot	PAGE: 3 / 27
DESSIN: N.Dumont Dayot	SHEET: 3 / 27
MMC:EEPROM, SENSORS, OTHERS	

DC/DC ENABLE BY MMC OR EXTERNAL SWITCH
 FIRST : MMC NOT CONNECTED ('DNC' ON MMC_DC_DC_EN)



REGROUP RES 'DNC' MMC_DC_DC_EN WITH RES 'DNC' FPGA_N_CONFIG (P25)



POWER SEQUENCING : DELAY~1MS FOR IN TO OUT;1MS OUT TURNED ON
 DETECTION ON DC/DC POWER GOOD SIGNALS : VON>=3V AND VOFF<2.7V
 OUT~8V=>VOUT ENABLE ~2V



ymca_card_v0


MODIFIE: Mon Mar 23 09:50:37 2015

ETUDE: N.Dumont Dayot PAGE: 4 / 27

DESSIN: N.Dumont Dayot SHEET: 4 / 27


ARRIA10 : VOLTAGE SEQUENCER

LOW LEAKAGE MOSFET <300NA



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:37 2015	
ETUDE: N.Dumont Dayot	PAGE: 5 / 27
DESSIN: N.Dumont Dayot	SHEET: 5 / 27
DC/DC ARRIA10 : GROUP1->VCC	



LOW LEAKAGE MOSFET <300NA

GROUP1:VCCT_GXB=1.0V AND VCCR_GXB=1.0V (AT LEAST) FOR 11.3GBPS<DATA RATE<12.5GBPS

VCCT_GXB AND VCCR_GXB MERGED : 1.0V@30A

INH MAX=7 V ; INTERNAL PULL UP

SOFT START TIME ~2.8MS




ymca_card_v0

MODIFIE: Mon Mar 23 09:50:37 2015	
ETUDE: N.Dumont Dayot	PAGE: 6 / 27
DESSIN: N.Dumont Dayot	SHEET: 6 / 27
DC/DC ARRIA10-GROUP1->VCCR, VCCT_GXB	

EN2360QI & EN23F0QI : ENABLE CANNOT BE ASSERTED BEFORE PVIN

GROUP2 : VCCPT, VCCH_GXB, VCCA_PLL=1.8V@15A



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:38 2015


ETUDE: N.Dumont Dayot PAGE: 7 / 27

DESSIN: N.Dumont Dayot SHEET: 7 / 27

DC/DC ARRIA10->GROUP2


GROUP 1:VCC_RAM=0.95V
 GROUP 3:VCCPGM=1.8V ; VCCIO [1.8V-1.5V]
 OTHERS POWER SUPPLY : 3.3V [NB:UPOD~1.6A]

EN2360QI & EN23F0QI : ENABLE CANNOT BE ASSERTED BEFORE PVIN



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:38 2015	
ETUDE: N.Dumont Dayot	PAGE: 8 / 27
DESSIN: N.Dumont Dayot	SHEET: 8 / 27
DC/DC ARRIA10 GROUP3 AND VCCRAM DC/DC FOR OTHER POWER SUPPLIES	




DDR3 1GBITS : A13 NOT CONNECTED
 DDR3 2GBITS : A13 CONNECTED

ARRIA10 CONNECTIONS : BANK ON TOP [3G,3H,2L,2K]




ymca_card_v0


MODIFIE: Mon Mar 23 09:50:39 2015	
ETUDE: N.Dumont Dayot	PAGE: 9 / 27
DESSIN: N.Dumont Dayot	SHEET: 9 / 27
MEMORIES : DDR3	




156.25MHZ REF CLOCK FOR XAUI GXB
AC COUPLING ON REF CLOCK
RISE TIME=800PS MAX => ARRIA10 REF CLK RISE TIME=250PS MAX !!!




100/125MHZ REF CLOCK FOR PCIE/1GBE GXB
AC COUPLING ON REF CLOCK




100MHZ CLOCK FOR SYSTEM CLOCK



100MHZ CLOCK FOR TRANSCEIVER CALIBRATION



VOLTAGE DIVIDER FOR 1.5V APPLICATION
 $1/(2XPIXRC) \sim 500MHZ$
R=PARALLEL EQUIVALENT RESISTANCE
C=ARRIA10 INPUT CAPACITANCE (5PF FOR CALCUL)
IF 1.5V OSCILLATOR FOUND
CHANGE 69.8 BY 33 AND REMOVE 374



VOLTAGE DIVIDER FOR 1.5V APPLICATION
 $1/(2XPIXRC) \sim 500MHZ$
R=PARALLEL EQUIVALENT RESISTANCE
C=ARRIA10 INPUT CAPACITANCE (5PF FOR CALCUL)
IF 1.5V OSCILLATOR FOUND
CHANGE 69.8 BY 33 AND REMOVE 374




ymca_card_v0

MODIFIE: Mon Mar 23 09:50:39 2015

ETUDE: N.Dumont Dayot PAGE: 10 / 27

DESSIN: N.Dumont Dayot SHEET: 10 / 27

STANDARD CLOCKS




SI535(7X5MM)=> COULD BE REPLACED BY SI530 FOR MORE FREQUENCY CHOICE

$$1.125 < V_{OCM} < 1.275 ; 0.5 < V_{OD} < 0.9$$

$$V_{DDO} = 2.5V \Rightarrow 1.1 < V_{OCM} < 1.35$$

$$0.247 < V_{OD} < 0.454 \text{ (SINGLE ENDED OUTPUT SWING)}$$


$$\text{RISE TIME} = 350\text{PS MAX}$$




ymca_card_v0

MODIFIE: Mon Mar 23 09:50:44 2015	
ETUDE: N.Dumont Dayot	PAGE: 11 / 27
DESSIN: N.Dumont Dayot	SHEET: 11 / 27

TTC CLOCKS




ymca_card_v0



ymca_card_v0


MODIFIE: Mon Mar 23 09:50:44 2015	
ETUDE: N.Dumont Dayot	PAGE: 13 / 27
DESSIN: N.Dumont Dayot	SHEET: 13 / 27
MICRO PODS [ARRIA10 RIGHT SIDE]	



ymca_card_v0


MODIFIE: Mon Mar 23 09:50:45 2015	
ETUDE: N.Dumont Dayot	PAGE: 14 / 27
DESSIN: N.Dumont Dayot	SHEET: 14 / 27

UPOD TO ARRIA10 CONNECTIONS



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:40 2015	
ETUDE: N.Dumont Dayot	PAGE: 15 / 27
DESSIN: N.Dumont Dayot	SHEET: 15 / 27
ARRIA10 : POWER AND NC	




ymca_card_v0

MODIFIE: Mon Mar 23 09:50:46 2015

ETUDE: N.Dumont Dayot PAGE: 16 / 27

DESSIN: N.Dumont Dayot SHEET: 16 / 27


ARRIA10:GROUND





ymca_card_v0

MODIFIE: Mon Mar 23 09:50:46 2015	
ETUDE: N.Dumont Dayot	PAGE: 17 / 27
DESSIN: N.Dumont Dayot	SHEET: 17 / 27


ARRIA10 DECOUPLING




AS STANDARD CONFIG
MSEL=011 =>STANDARD
MSEL=010 =>FAST



DDR3 REF CLOCKS SHOULD HAVE THE FREQUENCY GIVEN BYMGWZ
DDR3 REF CLOCKS COME FROM INTERNAL FPGA PLL (IO 1.5V)
LVDS IO : 0.247<VOD<0.6 1.125<VOCM<1.375 VOCM=1.25 TYPICAL




ymca_card_v0



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:47 2015	
ETUDE: N.Dumont Dayot	PAGE: 19 / 27
DESSIN: N.Dumont Dayot	SHEET: 19 / 27
ARRIA10 LEFT TRANSCEIVERS	



XAUI PORT : SEE THE ORDER OF THE CHANNELS

GBT PORT : ARE INDEPENDENT



ymca_card_v0


MODIFIE: Mon Mar 23 09:50:47 2015	
ETUDE: N.Dumont Dayot	PAGE: 20 / 27
DESSIN: N.Dumont Dayot	SHEET: 20 / 27
ARRIA10 RIGHT TRANSCEIVERS	

PUT PRREQUEST AT 0 IF NOT USED

SOFT CDR ON RX LVDS ONLY ON PINS WITH EVEN NUMBER


BOTTOM BANK 1.8V
U14

BOTTOM BANK 1.8V
U14



TOP BANK 1.5V
U14

TOP BANK 1.5V
U14



BANK 2K : DDR3_0 DATA PINS
DQS AND DQ IN SAME IO LANE : COULD BE CHANGED

BANK 2L : DDR3_0 ADRESS/COMMAND PINS
A/C PIN PLACEMENT IS FIXED

SEE ARRIA 10EMIF GUIDELINES FOR PLACEMENT RULES
DDR3 PLACEMENT CONFIRMED WITH QUARTUS (PCB CONSTRAINTS PG.74....)






ymca_card_v0

MODIFIE: Mon Mar 23 09:50:41 2015


ETUDE: N.Dumont Dayot PAGE: 21 / 27

DESSIN: N.Dumont Dayot SHEET: 21 / 27

ARRIA10 : BANK 2A,2F,2K,2L



BANK 3G : DDR3_0 DATA PINS
DQS AND DQ IN SAME IO LANE : COULD BE CHANGED




BANK 3H : DDR3_0 ADRESS/COMMAND PINS
A/C PIN PLACEMENT IS FIXED

SEE ARRIA 10EMIF GUIDELINES FOR PLACEMENT RULES
DDR3 PLACEMENT CONFIRMED WITH QUARTUS (PCB CONSTRAINTS PG.74....)



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:42 2015
ETUDE: N.Dumont Dayot PAGE: 22 / 27
DESSIN: N.Dumont Dayot SHEET: 22 / 27




PCIE PORT IN OPTION

LVDS<3:2> IN OPTION

TCLKB,TCLKD : CLOCKS SHOULD OUTPUT THE AMC




COMMON OPTION REGION : PORTS 0-3
 FAT PIPES REGION : PORTS 4-11
 EXTENDED OPTION REGION : PORTS 12-15,17-20




ymca_card_v0

MODIFIE: Mon Mar 23 09:50:48 2015	
ETUDE: N.Dumont Dayot	PAGE: 23 / 27
DESSIN: N.Dumont Dayot	SHEET: 23 / 27
AMC CONNECTOR	

MAPPING INSIDE USB BLASTER CABLE :NC PIN 8 CONNECTED TO GND
SEE IF DETECT COULD NOT BE DONE ON 2ND GND




GND=GND VCC=P3V3
GND=GND VCC=P3V3
GND=GND VCC=P3V3
GND=GND VCC=P3V3



3.3V<->1.8V TRANSLATION FOR ARRIA10 JTAG

CONNECTION TO BE CLARIFIED AND VERIFIED



DEFAULT CONFIG : ATMEGA128 DISCONNECTED AND SHORTENED FROM MAIN JTAG CHAIN
REPLACE X RESISTANCE BY 0 AND 0 BY X TO PUT ATMEGA128 IN MAIN JTAG CHAIN



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:42 2015


ETUDE: N.Dumont Dayot

PAGE: 24 / 27

DESSIN: N.Dumont Dayot

SHEET: 24 / 27

JTAG CHAINS







I2C LEVEL SHIFTER BETWEEN FPGA AND UPOD





ymca_card_v0

MODIFIE: Mon Mar 23 09:50:42 2015	
ETUDE: N.Dumont Dayot	PAGE: 25 / 27
DESSIN: N.Dumont Dayot	SHEET: 25 / 27
LEVEL TRANSLATION	



TEST PADS FROM FPGA
SEE IF POSSIBLE TO PUT ON FRONT PANEL



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:43 2015

ETUDE: N.Dumont Dayot


PAGE: 26 / 27

DESSIN: N.Dumont Dayot


SHEET: 26 / 27

FPGA CONNECTIONS


HEATSINK UPOD



SHELF GND = CONNECTED TO FRONT PLATE



GND LOOPS



ymca_card_v0

MODIFIE: Mon Mar 23 09:50:43 2015

ETUDE: N.Dumont Dayot

PAGE: 27 / 27

DESSIN: N.Dumont Dayot

SHEET: 27 / 27

OTHERS