

Xilinx Artix 7 - Micro Megas Front End - 8 VMM Card

Function	Sheet Number
0301-MMFE-8_TitleSheet	1
0301-MMFE-8_Bank0	2
0301-MMFE-8_Bank14Ivds	3
0301-MMFE-8_Bank16vmm12	4
0301-MMFE-8_Bank13vmm34	5
0301-MMFE-8_Bank15vmm4A	6
0301-MMFE-8_Bank34vmm56	7
0301-MMFE-8_Bank35vmm78	8
0301-MMFE-8_Ethernet	9
0301-MMFE-8_MGT	10
0301-MMFE-8_Power1	11
0301-MMFE-8_Power2	12
0301-MMFE-8_Power3	13
0301-MMFE-8_Power4	14
0301-MMFE-8_Analog1	15
0301-MMFE-8_Analog2	16
0301-MMFE-8_Analog3	17
0301-MMFE-8_Analog4	18
0301-MMFE-8_Analog5	19
0301-MMFE-8_Analog6	20
0301-MMFE-8_Analog7	21
0301-MMFE-8_Analog8	22
0301-MMFE-8_VMM	23
0301-MMFE-8_GBT_SCA	24



Physics Department
0301-MMFE-8 A

6/17/2014

2:16:59 PM

Services / NRE

Accessories

PCB1
ASSY_PCB_Layout
PCB layout / 5 boards

CBL1
CBL-miniSAS-36
miniSAS 4i 36 ckt

PCB2
ASSY_PCB_Man
PCB only

CBL2
CBL-miniSAS-36
miniSAS 4j 36 ckt


PCB3
ASSY_PCB_Assy
PCB assembly

Title:	<i>0301-MMFE-8_Title</i>			<i>University of Arizona</i> 1118 E 4th St Tucson, Arizona 85721 <i>bussan@email.arizona.edu</i> Dr. W. B. Bushnell, PhD
Size:	B	Engineer: William Hart	Revision: A	
Date:	6/17/2014	Time: 2:16:59 PM	Sheet 1 of 24	
File:	C:\Picts\AltProj\0301-MMFE\0301-MMFE	8-6 17-140301	8-6 17-140301	D:\W.B. Bushnell\TSD Doc



Contains Configuration and Analog - Digital Converter functionality.
Bank Voltage is 2V5.

Since Flash does not typically run at 2V5, translators must be used.



Use Digilent JTAG HS1,2 Programming Cable Part # 410-249P-KIT in place of installing JTAG SMT2 Surface-Mount Programming Module.


***SPI Flash ROM Signal / Pin Equivalences**
 C = Clock = Input
 DQ0 = Serial Data In = Input
 DQ1 = Serial Data Out = Output
 S_N = CS = Input
 For Quad, DQ pins are BiDirectional...

Per Impact Help:
 Micron (Numonyx)
 N25Q 3.3V (1) 32Mb – 256Mb Kintex™7, Artix™7
 N25Q 1.8V (1) 32Mb – 256Mb Kintex-7, Virtex-7, Artix-7
 1. For Numonyx N25Q: Top, Bottom, and Uniform block sectors are supported.


Configuration Flash

Place serial termination resistor close to the FPGA

Configuration Done




Please Refer to XAPP586



DX_P and DX_N are the Anode and Cathode of an internal [to the FPGA] temperature sensing diode.

Reconfigure Switch



XADC SE Analog Mux for last 8 channels




All paired routing is 100 Ohm Differential and length matched TBD
All un-paired routing is 50 Ohm single ended.

BANK 14


IO_L1P TO D00 MOSI_B.14
IO_L1N TO D01 DIN_B.14
IO_L2P TO D02 I2C
IO_L2N TO D03 I2C
IO_L3P TO D04 PUTC_B.14
IO_L3N TO D05 EMCLK_B.14
IO_L4P TO D06 I2C
IO_L4N TO D06 I2C
IO_L5P TO D06 I2C
IO_L5N TO D07 I2C
IO_L6P TO FCS_B.14
IO_L6N TO D08 VREF.14
IO_L7P TO D09 I2C
IO_L7N TO D10 I2C
IO_L8P TO D11 I2C
IO_L8N TO D12 I2C
IO_L9P TO D08 I2C
IO_L9N TO D13 I2C
IO_L10P TO D14 I2C
IO_L10N TO D15 I2C
IO_L11P TO SRCC.14
IO_L11N TO SRCC.14
IO_L12P TO MRCC.14
IO_L12N TO MRCC.14
IO_L13P TO MRCC.14
IO_L13N TO MRCC.14
IO_L14P TO SRCC.14
IO_L14N TO SRCC.14
IO_L15P TO D08 RDWR_B.14
IO_L15N TO D08 DOUT_CSO_B.14
IO_L16P TO CSN_B.14
IO_L16N TO A15 DIN.14
IO_L17P TO A14 DOUT.14
IO_L17N TO A15 DOUT.14
IO_L18P TO A12 D28.14
IO_L18N TO A11 D27.14
IO_L19P TO A10 D26.14
IO_L19N TO A09 D25 VREF.14
IO_L20P TO A08 D24.14
IO_L20N TO A07 D23.14
IO_L21P TO D08 I2C
IO_L21N TO D08 A08 D22.14
IO_L22P TO A05 D21.14
IO_L22N TO A04 D20.14
IO_L23P TO A03 D19.14
IO_L23N TO A02 D18.14
IO_L24P TO A01 D17.14
IO_L24N TO A00 D16.14
IO_25.14

BANK 15

FPGMA MOSI MISO0
FPGMA D0 DIN MISO0
FPGMA D1 MISO2
FPGMA MISO3
PUDC
R1083
R1080
R1300
R1192
R1191
R1190
R1194
R1195
R1196
R1197
R1198
R1200
R1201
R1202
R1203
R1204
R1205
R1206
R1207
R1208
R1209
R1210
R1211
R1212
R1213
R1214
R1215
R1216
R1217
R1218
R1219
R1220
R1221
R1222
R1223
R1224
R1225
R1226
R1227
R1228
R1229
R1230
R1231
R1232
R1233
R1234
R1235
R1236
R1237
R1238
R1239
R1240
R1241
R1242
R1243
R1244
R1245
R1246
R1247
R1248
R1249
R1250
R1251
R1252
R1253
R1254
R1255
R1256
R1257
R1258
R1259
R1260
R1261
R1262
R1263
R1264
R1265
R1266
R1267
R1268
R1269
R1270
R1271
R1272
R1273
R1274
R1275
R1276
R1277
R1278
R1279
R1280
R1281
R1282
R1283
R1284
R1285
R1286
R1287
R1288
R1289
R1290
R1291
R1292
R1293
R1294
R1295
R1296
R1297
R1298
R1299
R1300
R1301
R1302
R1303
R1304
R1305
R1306
R1307
R1308
R1309
R1310
R1311
R1312
R1313
R1314
R1315
R1316
R1317
R1318
R1319
R1320
R1321
R1322
R1323
R1324
R1325
R1326
R1327
R1328
R1329
R1330
R1331
R1332
R1333
R1334
R1335
R1336
R1337
R1338
R1339
R1340
R1341
R1342
R1343
R1344
R1345
R1346
R1347
R1348
R1349
R1350
R1351
R1352
R1353
R1354
R1355
R1356
R1357
R1358
R1359
R1360
R1361
R1362
R1363
R1364
R1365
R1366
R1367
R1368
R1369
R1370
R1371
R1372
R1373
R1374
R1375
R1376
R1377
R1378
R1379
R1380
R1381
R1382
R1383
R1384
R1385
R1386
R1387
R1388
R1389
R1390
R1391
R1392
R1393
R1394
R1395
R1396
R1397
R1398
R1399
R1400
R1401
R1402
R1403
R1404
R1405
R1406
R1407
R1408
R1409
R1410
R1411
R1412
R1413
R1414
R1415
R1416
R1417
R1418
R1419
R1420
R1421
R1422
R1423
R1424
R1425
R1426
R1427
R1428
R1429
R1430
R1431
R1432
R1433
R1434
R1435
R1436
R1437
R1438
R1439
R1440
R1441
R1442
R1443
R1444
R1445
R1446
R1447
R1448
R1449
R1450
R1451
R1452
R1453
R1454
R1455
R1456
R1457
R1458
R1459
R1460
R1461
R1462
R1463
R1464
R1465
R1466
R1467
R1468
R1469
R1470
R1471
R1472
R1473
R1474
R1475
R1476
R1477
R1478
R1479
R1480
R1481
R1482
R1483
R1484
R1485
R1486
R1487
R1488
R1489
R1490
R1491
R1492
R1493
R1494
R1495
R1496
R1497
R1498
R1499
R1500
R1501
R1502
R1503
R1504
R1505
R1506
R1507
R1508
R1509
R1510
R1511
R1512
R1513
R1514
R1515
R1516
R1517
R1518
R1519
R1520
R1521
R1522
R1523
R1524
R1525
R1526
R1527
R1528
R1529
R1530
R1531
R1532
R1533
R1534
R1535
R1536
R1537
R1538
R1539
R1540
R1541
R1542
R1543
R1544
R1545
R1546
R1547
R1548
R1549
R1550
R1551
R1552
R1553
R1554
R1555
R1556
R1557
R1558
R1559
R1560
R1561
R1562
R1563
R1564
R1565
R1566
R1567
R1568
R1569
R1570
R1571
R1572
R1573
R1574
R1575
R1576
R1577
R1578
R1579
R1580
R1581
R1582
R1583
R1584
R1585
R1586
R1587
R1588
R1589
R1590
R1591
R1592
R1593
R1594
R1595
R1596
R1597
R1598
R1599
R1600
R1601
R1602
R1603
R1604
R1605
R1606
R1607
R1608
R1609
R1610
R1611
R1612
R1613
R1614
R1615
R1616
R1617
R1618
R1619
R1620
R1621
R1622
R1623
R1624
R1625
R1626
R1627
R1628
R1629
R1630
R1631
R1632
R1633
R1634
R1635
R1636
R1637



HR Bank 16:
 Sufficient 1.2V Differential IO for 2 VMM, Clock to / from ART.
 8 Differential Analog Inputs
 All paired routing is 100 Ohm Differential and length matched TBD
 All un-paired routing is 50 Ohm single ended.
 Bank Voltage is at 1.2V.
 Vref is handled internally by INTERNAL_VREF and pins are available for IO.
 DCI is not available in HR banks.
 It is unclear whether DIFF_TERM will work correctly.
 All non-clock pairs may be pin-swapped as pairs within the bank.
 Clock indicated nets are routed to clock input where possible.



```

set:      ch0 neighbor trigger
ckbc:     BC clock (timestamp Gray-code counter advance)
cktp:     test pulse clock
di:        configuration data input
do:        configuration data output
tki:       token input (in analog mode)
tko:       token output (in analog mode)

ena:      acquisition start/stop
          ena high, wen low:  acquisition is enabled
                                internally enabled after 40ns from ena high
                                in two-phase (analog) mode is acquisition
                                in continuous (digital) mode is acquisition and readout
          ena low, wen low:   in two-phase mode is readout
          ena pulse, wen high: global reset (acquisition and registers)

wen: configuration enable
          wen high: configuration mode
          wen pulse: acquisition reset (also resets BC counter)

cktk:     token clock
data0:    flag and first data line (flag and address in analog mode)
data1:    second data line
ckart:     ART clock
art:       ART output
ckcd:      configuration (data input), data output and 6 - bit ADC clock
setb:     ch63 neighbor trigger

```

ART Data, Data Clock Out, Timing Clock In



Clock indicated nets are routed to clock input where possible.


clk:	token clock
data0:	flag and first data line (flag and address in analog mode)
data1:	second data line
cart:	ART clock
art:	ART output
ckd:	configuration (data input), data output and 6-bit ADC clock
setb:	ch63 neighbor trigger




Clock indicated nets are routed to clock input where possible.




HR Bank 35:
Sufficient 1.2V Differential IO for 2 VMM's.
All paired routing is 100 Ohm Differential and length matched TBD
All un-paired routing is 50 Ohm single ended.
Bank Voltage is at 1.2V.
Vref is handled internally by INTERNAL_VREF and pins are available for IO.
DCI is available in HP banks.
It is unclear whether DIFF_TERM will work correctly.
All non-clock pairs may be pin-swapped as pairs within the bank.
Clock indicated nets are routed to clock input where possible.



HP 1.2V Bank



FBG484
1.0, 1.2, 1.8, 2.5
XC7A200T-2FBG484I



```

set:      ch0 neighbor trigger
ckbc:     BC clock (timestamp Gray-code counter advance)
cktp:     test pulse clock
di:       configuration data input
do:       configuration data output
tki:      token input (in analog mode)
tko:      token output (in analog mode)



```

ena:	acquisition start/stop
ena high, wen low:	acquisition is enabled internally enabled after 40ns from ena high in two-phase (analog) mode is acquisition in continuous (digital) mode is acquisition and readout
ena low, wen low:	in two-phase mode is readout
ena pulse, wen high:	global reset (acquisition and registers)


wen: configuration enable
wen high: configuration mode
wen pulse: acquisition reset (also resets BC counter)

cktk:	token clock
data0:	flag and first data line (flag and address in analog mode)
data1:	second data line
ckart:	ART clock
art:	ART output
ckdt:	configuration (data input), data output and 6 -bit ADC clock
setb:	ch63 neighbor trigger






HP 1.2V Bank





FBG484
1.0, 1.2, 1.8, 2.5
XC7A200T-2FBG484I



set:	ch0 neighbor trigger
ckbc:	BC clock (timestamp Gray-code counter advance)
cktp:	test pulse clock
di:	configuration data input
do:	configuration data output
tki:	token input (in analog mode)
tko:	token output (in analog mode)
ena:	acquisition start/stop
ena high, wen low:	acquisition is enabled internally enabled after 40ns from ena high in two-phase (analog) mode is acquisition in continuous (digital) mode is acquisition and readout
ena low, wen low:	in two-phase mode is readout
ena pulse, wen high:	global reset (acquisition and registers)
wen:	configuration enable
wen high:	configuration mode
wen pulse:	acquisition reset (also resets BC counter)
cktk:	token clock
data0:	flag and first data line (flag and address in analog mode)
data1:	second data line
ckart:	ART clock
art:	ART output
ckdci:	configuration (data input), data output and 6-bit ADC clock
setd:	ch63 neighbor trigger






Ethernet Peripheral Interface





Title: 0301-MMFE-8_Ethernet			University of Arizona 1118 E 4th St Tucson, Arizona 85721 bellhari@email.arizona.edu Director, Wireless Clinic
Size: C	Engineer: William Hart	Revision: A	
Date: 6/17/2014	Time: 2:17:01 PM	Sheet 9 of 24	
File: C:\Pccts\AllProj\0301-MMFE: 8/30/01-MMFE: 8-6-17-14/0301-			







fsw	Rrt	fsw	Rrt
0.2	232	1.0	41.2
0.3	150	1.2	33.2
0.4	110	1.4	28.0
0.5	88.7	1.6	23.7
0.6	71.5	1.8	20.5
0.7	60.4	2.0	18.2
0.8	52.3	2.2	15.8



```

VMM:
1.8VnVt: Direct from LTM4619_1_A
lanlg18 = 3.4A + losses

1.8VdgtVt: Direct from LTM4619_1_B
ldgtl18 = 1.2A + losses

8x.12VlanVt: From LTM4619_1_A via LT3080_1-8
lanlg12 = 427A

8x.12VdgtVt: From LTM4619_1_B via LT3080_9-16
ldgtl12 = 150A



FPGA:
1V: Direct from LTM4619_2_A
lccnt = 3.15A, lccbra = 100A
1V MGT: From LTM4619_2_B via LT3080_17
lmgvto = 0.511A
1.2V: Direct from LTM4619_2_B via LT3080_19, 20
lccv = 621A
1.2V MGT: From LTM4619_2_B via LT3080_18
lmgvto = 36A
1.2V: Direct from LTM4619_2_B or via LT3080_21
lccv = 32A
2.5V: If needed for LVDS Direct from LTM4619_2_B
lccv = 621A

lccauxq (Vaux Quiescent) = 7mA
1.8V LVCMOS25 or 33 = 2-24mA per pin

1.2V SSTL / HSTL 8mA per pin max


```

When laying out power, it is recommended to route point to point with trace width sufficient to carry the required current. Then pours or splits can be instantiated, without fear of islands or choke points. This is especially critical for FPGA power distribution.



ESR:
 $DF = \tan(\phi) = ESR / X_c = 0.1$ for CC
 $ESR = DF * X_c = DF / (2\pi f * \mu C) = X_c / Q = \tan(\phi) * X_c$
 $Z = 1 / ESR^2 = (X_c / X_c)^2 / 0.5$
 $\mu = 1 / (2\pi * f * C * Q^2 * 0.5)$
 Spec for Al and Film caps @100KHz
 Spec for Al and Tan @120Hz
 $ESR = Radic(6-3MHz) + Rmetals(30-300MHz)$
 $ESR2 = ESR1 + (d2/10) * 0.5$
 ESR calculations for ceramic caps use DF of 10%, mea@d 120 Hz, used @ IMHz = 0.0050Hms worst case.














```

LT8640:
VOUT = 0.5 V × (1 + Rvout / Rgnd)
2 * VOUT = 1 + Rvout / Rgnd
(2 * VOUT) - 1 = Rvout / Rgnd
((2 * VOUT) - 1) * Rgnd = Rvout
Rgnd < 60K
Rgnd = 39.2K, VOUT = 1.0 => Rvout = 39.2K
Rgnd = 39.2K, VOUT = 1.2 => Rvout = 54.9K
Rgnd = 39.2K, VOUT = 1.5 => Rvout = 78.4K
Rgnd = 39.2K, VOUT = 1.8 => Rvout = 101.9K

```





15, 16, 34, 35 are 1V2 Vcco
and 14 are 2V5 Vcco

A7 Data Sheet: Table 2 Note 9

Vccg₁₃

Vccg₁₄

Vccg₁₅

Vccg₁₆

Vccg₃₄

Vccg₃₅

Vccg₃₆

Vccg₃₇

Vccg₃₈

Vccg₃₉

Vccg₄₀

Vccg₄₁

Vccg₄₂

Vccg₄₃

Vccg₄₄

Vccg₄₅

Vccg₄₆

Vccg₄₇

Vccg₄₈

Vccg₄₉

Vccg₅₀

Vccg₅₁

Vccg₅₂

Vccg₅₃

Vccg₅₄

Vccg₅₅

Vccg₅₆

Vccg₅₇

Vccg₅₈

Vccg₅₉

Vccg₆₀

Vccg₆₁

Vccg₆₂

Vccg₆₃

Vccg₆₄

Vccg₆₅

Vccg₆₆

Vccg₆₇

Vccg₆₈

Vccg₆₉

Vccg₇₀

Vccg₇₁

Vccg₇₂

Vccg₇₃

Vccg₇₄

Vccg₇₅

Vccg₇₆

Vccg₇₇

Vccg₇₈

Vccg₇₉

Vccg₈₀

Vccg₈₁

Vccg₈₂

Vccg₈₃

Vccg₈₄

Vccg₈₅

Vccg₈₆

Vccg₈₇

Vccg₈₈

Vccg₈₉

Vccg₉₀

Vccg₉₁

Vccg₉₂

Vccg₉₃

Vccg₉₄

Vccg₉₅

Vccg₉₆

Vccg₉₇

Vccg₉₈

Vccg₉₉

Vccg₁₀₀

Vccg₁₀₁

Vccg₁₀₂

Vccg₁₀₃

Vccg₁₀₄

Vccg₁₀₅

Vccg₁₀₆

Vccg₁₀₇

Vccg₁₀₈

Vccg₁₀₉

Vccg₁₁₀

Vccg₁₁₁

Vccg₁₁₂

Vccg₁₁₃

Vccg₁₁₄

Vccg₁₁₅

Vccg₁₁₆

Vccg₁₁₇

Vccg₁₁₈

Vccg₁₁₉

Vccg₁₂₀

Vccg₁₂₁

Vccg₁₂₂

Vccg₁₂₃

Vccg₁₂₄

Vccg₁₂₅

Vccg₁₂₆

Vccg₁₂₇

Vccg₁₂₈

Vccg₁₂₉

Vccg₁₃₀

Vccg₁₃₁

Vccg₁₃₂

Vccg₁₃₃

Vccg₁₃₄

Vccg₁₃₅

Vccg₁₃₆

Vccg₁₃₇

Vccg₁₃₈

Vccg₁₃₉

Vccg₁₄₀

Vccg₁₄₁

Vccg₁₄₂

Vccg₁₄₃

Vccg₁₄₄

Vccg₁₄₅

Vccg₁₄₆

Vccg₁₄₇

Vccg₁₄₈

Vccg₁₄₉

Vccg₁₅₀

Vccg₁₅₁

Vccg₁₅₂

Vccg₁₅₃

Vccg₁₅₄

Vccg₁₅₅

Vccg₁₅₆

Vccg₁₅₇

Vccg₁₅₈

Vccg₁₅₉

Vccg₁₆₀

Vccg₁₆₁

Vccg₁₆₂

Vccg₁₆₃

Vccg₁₆₄

Vccg₁₆₅

Vccg₁₆₆

Vccg₁₆₇

Vccg₁₆₈

Vccg₁₆₉

Vccg₁₇₀

Vccg₁₇₁

Vccg₁₇₂

Vccg₁₇₃

Vccg₁₇₄

Vccg₁₇₅

Vccg₁₇₆

Vccg₁₇₇

Vccg₁₇₈

Vccg₁₇₉

Vccg₁₈₀

Vccg₁₈₁

Vccg₁₈₂

Vccg₁₈₃

Vccg₁₈₄

Vccg₁₈₅

Vccg₁₈₆

Vccg₁₈₇

Vccg₁₈₈

Vccg₁₈₉

Vccg₁₉₀

Vccg₁₉₁

Vccg₁₉₂

Vccg₁₉₃

Vccg₁₉₄

Vccg₁₉₅

Vccg₁₉₆

Vccg₁₉₇

Vccg₁₉₈

Vccg₁₉₉

Vccg₂₀₀

Vccg₂₀₁

Vccg₂₀₂

Vccg₂₀₃

Vccg₂₀₄

Vccg₂₀₅

Vccg₂₀₆

Vccg₂₀₇

Vccg₂₀₈

Vccg₂₀₉

Vccg₂₁₀

Vccg₂₁₁

Vccg₂₁₂

Vccg₂₁₃

Vccg₂₁₄

Vccg₂₁₅

Vccg₂₁₆

Vccg₂₁₇

Vccg₂₁₈

Vccg₂₁₉

Vccg₂₂₀

Vccg₂₂₁

Vccg₂₂₂

Vccg₂₂₃

Vccg₂₂₄

Vccg₂₂₅

Vccg₂₂₆

Vccg₂₂₇

Vccg₂₂₈

Vccg₂₂₉

Vccg₂₃₀

Vccg₂₃₁

Vccg₂₃₂

Vccg₂₃₃

Vccg₂₃₄

Vccg₂₃₅

Vccg₂₃₆

Vccg₂₃₇

Vccg₂₃₈

Vccg₂₃₉

Vccg₂₄₀

Vccg₂₄₁

Vccg₂₄₂

Vccg₂₄₃

Vccg₂₄₄

Vccg₂₄₅

Vccg₂₄₆

Vccg₂₄₇

Vccg₂₄₈

Vccg₂₄₉

Vccg₂₅₀

Vccg₂₅₁

Vccg₂₅₂

Vccg₂₅₃

Vccg₂₅₄

Vccg₂₅₅

Vccg₂₅₆

Vccg₂₅₇

Vccg₂₅₈

Vccg₂₅₉

Vccg₂₆₀

Vccg₂₆₁

Vccg₂₆₂

Vccg₂₆₃

Vccg₂₆₄

Vccg₂₆₅

Vccg₂₆₆

Vccg₂₆₇

Vccg₂₆₈

Vccg₂₆₉

Vccg₂₇₀

Vccg₂₇₁

Vccg₂₇₂

Vccg₂₇₃

Vccg₂₇₄

Vccg₂₇₅

Vccg₂₇₆

Vccg₂₇₇

Vccg₂₇₈

Vccg₂₇₉

Vccg₂₈₀

Vccg₂₈₁

Vccg₂₈₂

Vccg₂₈₃

Vccg₂₈₄

Vccg₂₈₅

Vccg₂₈₆

Vccg₂₈₇

Vccg₂₈₈

Vccg₂₈₉

Vccg₂₉₀

Vccg₂₉₁

Vccg₂₉₂

Vccg₂₉₃

Vccg₂₉₄

Vccg₂₉₅

Vccg₂₉₆

Vccg₂₉₇

Vccg₂₉₈

Vccg₂₉₉


Vccg₃₀₀

Vccg₃₀₁

Vccg₃₀₂

Vccg₃₀₃

V



U9K	GND	GND	H7
A6	GND	GND	H11
A7	GND	GND	H21
A11	GND	GND	J10
A12	GND	GND	J12
A13	GND	GND	J18
AA12	GND	GND	K7
AA2	GND	GND	K5
AB2	GND	GND	K13
AB19	GND	GND	L15
B1	GND	GND	L2
B12	GND	GND	L3
B19	GND	GND	M7
C1	GND	GND	M11
C10	GND	GND	M19
C12	GND	GND	N6
C13	GND	GND	N16
C4	GND	GND	P3
D4	GND	GND	P7
D12	GND	GND	P11
D13	GND	GND	P13
E5	GND	GND	R8
E7	GND	GND	R10
E8	GND	GND	R12
E11	GND	GND	R20
F3	GND	GND	T9
F11	GND	GND	V17
F19	GND	GND	V18
G6	GND	GND	V15
G7	GND	GND	V11
G9	GND	GND	V18
G10	GND	GND	W8
G12	GND	GND	W18
G14	GND	GND	X15
H1	GND	GND	

 GND
  GND
  GND
  GND
  GND
  GND
  GND
  GND
  GND


FBG484
 10, 12, 1, 8, 2, 5
 XADC_AGND


MG1avti 1x4.7uF, 2x0.1uF

2

Two 0.22 0201 Ceramic Caps are substituted for each Xilinx recommended 0.47 0402 Ceramic Caps, per Avnet practice.







Analog Input Routing:

Traces from input connectors (Zaxis, Zebra, etc) are routed alternately to top and bottom layers.


Currently using max width of .152mm (6 mil) for min L


Layer stack for this area is 14 layers with Rogers 4003 laminate on outside, FR4 on inside, all groundplanes removed except for inner 4 layers which are Vddp - AGND - AGND - Vddp, to reduce capacitance.

Rogers alone requires 15.5 mil for 50 ohms. Results for removed ground layers are TBD/

Length matching is not required. Utilize latest optimized structures.







1	2	3	4	5	6
A	U1F E1F0 E1F1 E1F2 E1F3 E1F4 E1F5 E1F6 E1F7 E1F8 E1F9 E1FA E1FB E1FC E1FD E1FE E1FF E100 E101 E102 E103 E104 E105 E106 E107 E108 E109 E10A E10B E10C E10D E10E E10F E110 E111 E112 E113 E114 E115 E116 E117 E118 E119 E11A E11B E11C E11D E11E E11F E120 E121 E122 E123 E124 E125 E126 E127 E128 E129 E12A E12B E12C E12D E12E E12F E130 E131 E132 E133 E134 E135 E136 E137 E138 E139 E13A E13B E13C E13D E13E E13F E140 E141 E142 E143 E144 E145 E146 E147 E148 E149 E14A E14B E14C E14D E14E E14F E150 E151 E152 E153 E154 E155 E156 E157 E158 E159 E15A E15B E15C E15D E15E E15F E160 E161 E162 E163 E164 E165 E166 E167 E168 E169 E16A E16B E16C E16D E16E E16F E170 E171 E172 E173 E174 E175 E176 E177 E178 E179 E17A E17B E17C E17D E17E E17F E180 E181 E182 E183 E184 E185 E186 E187 E188 E189 E18A E18B E18C E18D E18E E18F E190 E191 E192 E193 E194 E195 E196 E197 E198 E199 E19A E19B E19C E19D E19E E19F E200 E201 E202 E203 E204 E205 E206 E207 E208 E209 E20A E20B E20C E20D E20E E20F E210 E211 E212 E213 E214 E215 E216 E217 E218 E219 E21A E21B E21C E21D E21E E21F E220 E221 E222 E223 E224 E225 E226 E227 E228 E229 E22A E22B E22C E22D E22E E22F E230 E231 E232 E233 E234 E235 E236 E237 E238 E239 E23A E23B E23C E23D E23E E23F E240 E241 E242 E243 E244 E245 E246 E247 E248 E249 E24A E24B E24C E24D E24E E24F E250 E251 E252 E253 E254 E255 E256 E257 E258 E259 E25A E25B E25C E25D E25E E25F E260 E261 E262 E263 E264 E265 E266 E267 E268 E269 E26A E26B E26C E26D E26E E26F E270 E271 E272 E273 E274 E275 E276 E277 E278 E279 E27A E27B E27C E27D E27E E27F E280 E281 E282 E283 E284 E285 E286 E287 E288 E289 E28A E28B E28C E28D E28E E28F E290 E291 E292 E293 E294 E295 E296 E297 E298 E299 E29A E29B E29C E29D E29E E29F E300 E301 E302 E303 E304 E305 E306 E307 E308 E309 E30A E30B E30C E30D E30E E30F E310 E311 E312 E313 E314 E315 E316 E317 E318 E319 E31A E31B E31C E31D E31E E31F E320 E321 E322 E323 E324 E325 E326 E327 E328 E329 E32A E32B E32C E32D E32E E32F E330 E331 E332 E333 E334 E335 E336 E337 E338 E339 E33A E33B E33C E33D E33E E33F E340 E341 E342 E343 E344 E345 E346 E347 E348 E349 E34A E34B E34C E34D E34E E34F E350 E351 E352 E353 E354 E355 E356 E357 E358 E359 E35A E35B E35C				

